

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



AX


INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 21/20, 31/18, 31/068	A1	(11) International Publication Number: WO 97/09738 (43) International Publication Date: 13 March 1997 (13.03.97)
(21) International Application Number: PCT/US96/14051 (22) International Filing Date: 3 September 1996 (03.09.96) (30) Priority Data: 08/523,694 5 September 1995 (05.09.95) US (71) Applicant: SPIRE CORPORATION [US/US]; One Patriots Park, Bedford, MA 01730-2396 (US). (72) Inventors: KARAM, Nasser, H.; 577 Lowell Street, Lexington, MA 02173 (US). WOJTCZUK, Stephen, J.; Apartment 4, 22 Judith Lane, Waltham, MA 02154 (US). (74) Agents: ENGELLENNER, Thomas, J. et al.; Lahive & Cockfield, 60 State Street, Boston, MA 02109 (US).		(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published With international search report.

(54) Title: REDUCTION OF DISLOCATIONS IN A HETEROEPIITAXIAL SEMICONDUCTOR STRUCTURE

(57) Abstract

A heteroepitaxial semiconductor device having reduced density of threading dislocations and a process for forming such a device. According to one embodiment, the device includes a substrate (200) which is heat treated to a temperature in excess of 1000 °C, a film of arsenic formed on the substrate at a temperature between 800 °C and 840 °C, a GaAs nucleation layer (206) of less than 200 angstroms and formed at a temperature between about 350 °C and 450 °C, and a plurality of stacked groups of layers of semiconductor e.g. InP, wherein adjacent layers are formed at different temperatures.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

REDUCTION OF DISLOCATIONS IN A HETEROEPITAXIAL SEMICONDUCTOR STRUCTURE

Background of the Invention

5 The present invention relates generally to reducing dislocations in semiconductor structures. More specifically, the invention is directed to processes for reducing dislocations in semiconductor layers formed on a dissimilar substrate. The invention is further directed to dislocation reduction in heteroepitaxial semiconductor structures (i.e. semiconductor layers of one material formed on a semiconductor layer of a
10 different material).

 Substrates (also called wafers) on which semiconductor devices can be fabricated can be formed from a variety of materials. By way of example, some substrates are formed from gallium arsenide (GaAs), while others are formed from indium phosphide (InP) or silicon (Si). Different substrate materials have different advantages and
15 disadvantages. For example, substrates formed from GaAs and InP are relatively fragile, in relation to those formed from Si of the same thickness. Due to the fragility, GaAs and InP substrates need to be thicker than Si substrates to make fabrication practical. Because GaAs and InP substrates tend to be thicker and have a higher density than Si substrates, they are heavier than Si substrates having the same surface area. Additionally, Si substrates
20 are much less expensive than GaAs or InP substrates.

 As in the case of substrates, the semiconductor devices fabricated thereon can also be formed from a variety of materials. By way of example, both InP and GaAs are suited for fabrication of photovoltaic cells, also called solar cells when used with sunlight. InP and GaAs are also suited for fabrication of optoelectronic integrated circuits (OEIC),
25 wherein optical devices, such as laser diodes and photodiodes, are fabricated together with semiconductor transistors on a common substrate. Such fabrication can entail depositing layers of epitaxial films (films having a predominately single crystallographic orientation) on dissimilar substrates. By this we mean that the epitaxial film can be one type of semiconductor, for example InP or GaAs, while the substrate wafer can be a different
30 semiconductor, such as Si or germanium (Ge). Epitaxial films are sometimes referred to as epilayers, and formation of an epitaxial film on a dissimilar substrate is typically referred to as heteroepitaxy.

 To take full advantage of particular unique properties of various materials, it is sometimes desirable to fabricate electronic devices and the substrate on which they are
35 formed from dissimilar semiconductors. However, such heteroepitaxial fabrication poses significant difficulties, such as dislocations which can thread through adjacent layers, epitaxial layer cracking and surface roughness. These difficulties are caused predominantly by differences in the lattice constants and in the linear coefficients of thermal expansion of the dissimilar materials employed. For example, the lattice constant of Si (5.43 angstroms)

differs from that of GaAs (5.65 angstroms) by approximately 4%, and the thermal expansion coefficient of Si ($3 \times 10^{-6} \text{ }^{\circ}\text{C}^{-1}$) differs from GaAs ($6 \times 10^{-6} \text{ }^{\circ}\text{C}^{-1}$) by a factor of two. Similarly, the lattice mismatch between InP (lattice constant of 5.87 angstroms) and Si is approximately 8% and the thermal expansion coefficient of InP ($5 \times 10^{-6} \text{ }^{\circ}\text{C}^{-1}$) differs from that of Si ($3 \times 10^{-6} \text{ }^{\circ}\text{C}^{-1}$) by a factor of about 1.7.

A variety of prior art processes exist for minimizing the density of dislocations in heteroepitaxial structures. One such prior art process forms an amorphous buffer layer between a substrate and an epitaxial layer of a dissimilar material. According to one example of this process, an amorphous GaAs buffer layer is formed on a Si substrate, followed by an amorphous InP layer and then an epitaxial InP layer. Since the GaAs buffer layer has a lattice constant intermediate between the lattice constants of the Si substrate and the InP layers, it serves to ease the transition between the substrate and the epitaxial layer.

Another prior art process for easing the transition between the substrate and the epitaxial layer of a dissimilar material lies in the use of a compositionally graded interface between the substrate and the epitaxial layer. Preferably, the graded interface is lattice matched to the substrate at one end and lattice matched to the material of the semiconductor device at an opposite end. The compositional grading is achieved by gradually adding or subtracting a component to a base substance as the graded interface is formed on the substrate, thus allowing a smooth compositional transition between the substrate material and the epitaxial layer material.

A further prior art process employs interrupted growth. According to this process, a plurality of epitaxial layers of a semiconductor composition are formed at an elevated temperature (for example, 700°C in the case of InP epitaxy) on a dissimilar substrate. Following the formation of each layer, the substrate and previously formed layers are cooled. Due to lattice mismatch between the epitaxial layers and the substrate, initially a high concentration of dislocations exist. However, since the thermal expansion coefficients of the epitaxial layers and the substrate are different, the epitaxial layers are subjected to mechanical stresses during cooling. The mechanical stresses induce dislocation movement and cause the dislocations to form loops. The dislocation loops tend not to thread through to any subsequently formed layers.

Although prior art processes have achieved some success with regard to reducing threading dislocations in heteroepitaxial semiconductor structures, there is nevertheless room for improvement. Specifically, it is difficult to achieve reproducible results with prior art processes, thus rendering commercialization of heteroepitaxial semiconductor structures costly.

Accordingly, an object of the present invention is to provide an improved process for fabricating semiconductor epitaxial layers on dissimilar substrates.

A further object of the present invention is to reduce threading dislocations in heteroepitaxial semiconductor structures.

Another object of the present invention is to provide a process for reproducibly fabricating heteroepitaxial semiconductor structures having a reduced density of dislocations.

Other objects of the invention will in part be obvious and in part appear herein after.

Summary of the Invention

The present invention provides an interface region of reduced dislocations between the substrate and devices fabricated on the substrate by forming a plurality of epitaxial layers by a process in which adjacent layers are deposited at different temperatures.

One preferred method for forming a dislocation reduced interface region, according to the present invention, includes the steps of providing a substrate of a first semiconductor material, and forming a plurality of stacked groups of layers of a second semiconductor material on the substrate, wherein adjacent layers included in each group are formed at different temperatures. Preferably, the temperature at which the layers in each group are formed defines a temperature profile, and the temperature profile repeats in each of the stacked groups. By way of example, the stacked groups can be stacked pairs. Each stacked pair includes a first layer of the second semiconductor material formed at a temperature in a first temperature range and a second layer of the second semiconductor material formed at a temperature in a second temperature range. The first and second layers are both preferably epitaxial, but can differ in thickness.

According to another embodiment of the invention, the stacked groups can be stacked triplets, quadruplets, quintuplets etc., wherein the temperature ranges in which the layers of each group are formed define a temperature profile. For example, in the case of a stacked triplet, the first, second and third layers can be formed at temperatures in first, second and third temperature ranges, respectively. Alternatively, the first and third layers can be formed at a temperature in a first temperature range and the second layer can be formed at a temperature in a second temperature range. Regardless of the number of layers in each group or the particular temperature profile employed, a feature of the present invention is that adjacent layers in each group are formed at different temperatures. According to one preferred embodiment which employs stacked pairs of InP layers, the first layer of each pair is formed at a temperature between about 575°C and about 625°C. The second layer of each pair is formed at a temperature between about 650°C and about 725°C.

In further embodiments of the invention, the stacked groups of layers can be formed from any periodic table group III-V compound, such as indium phosphide (InP) or indium gallium arsenide (InGaAs). Alternatively, the stacked groups of layers can be formed from a periodic table group II-VI compound, such as zinc selenide or cadmium

telluride. It should be noted that wherever group III-V or group II-VI compounds are recited, also included are alloys thereof. In one preferred embodiment, stacked pairs of InP layers are formed on a Si substrate. Typically, the formation of an InP layer on a Si substrate results in the above discussed structural defects at the interface between the Si substrate and the InP layer. Dislocations caused by the structural defects tend to propagate or thread from one semiconductor layer to the next, thus enabling dislocations to propagate through a plurality of layers into the semiconductor device formed on the substrate.

However, by varying the temperature at which adjacent layers that make up a pair are formed, the invention reduces the number of dislocations that thread between the stacked groups. Consequently, dislocations from the substrate cannot readily propagate into a semiconductor device fabricated on top of the plurality of stacked groups.

According to one preferred embodiment of the invention, an InP photovoltaic cell is fabricated on an uppermost one of the plurality of stacked groups. The cell can include one or more p-type doped InP epitaxial layers and one or more n-type doped InP epitaxial layers. In one preferred construction, n-type layers are deposited on the p-type layers to form an "N-on-P" photovoltaic cell. The substrate can be fabricated, for example, from Si or Ge.

In a further embodiment of the invention, the layers of the stacked groups all have n-type doping to obviate the effects of the Si or Ge atoms diffusing out of the substrate into the epitaxial films. As a result, a rectifying junction can form between the lower p-type layers of the photovoltaic cell and the uppermost n-type layer of the stacked groups. To avoid the formation of a rectifying junction, according to one embodiment of the present invention, a tunnel junction is formed between the n-type stacked groups and the p-type bottom of the InP cell, creating a low resistance contact. The tunnel junction includes two semiconductor layers of opposite doping. In a preferred embodiment, a thin layer of n-type InGaAs is deposited on the uppermost stacked group, and a p-type InGaAs layer is deposited on this n-type InGaAs layer. The InP photovoltaic cell is then formed on this tunnel junction. The tunnel junction provides electrical contact to the photovoltaic cell from the grouped layers and substrate underneath the cell.

According to another embodiment, the invention provides a method for the epitaxial deposition of InP on Si by heat treating the substrate and forming a nucleation layer between the substrate and a lowermost stacked group. According to one particular embodiment, prior to depositing a first stacked group on a Si substrate, the substrate is heat treated to a temperature in excess of about 1000°C to remove any oxide from the substrate. A nucleation layer of GaAs, preferably less than about 200 angstroms in thickness, can then be deposited on the substrate at a temperature of between about 350°C and about 450°C. According to a further embodiment, a film of arsenic is formed between the Si substrate and the GaAs nucleation layer. Preferably, the arsenic film is formed at temperature between about 800°C and about 840°C and is only a few monolayers thick. The first layer

of the first stacked group of layers can be formed on the GaAs nucleation layer. In the case of the formation of an InP photovoltaic cell, the first layer of the first stacked group can be an epitaxial InP film formed at a temperature between about 600°C and about 775°C.

5 In this way the invention provides heteroepitaxial semiconductor structures having reduced density of dislocations and methods for forming such structures.

Brief Description of the Drawings

10 For a fuller understanding of the nature and objects of the present invention, reference should be made to the following detailed description and the accompanying drawings, in which:

Figure 1 shows a multilayer heteroepitaxial semiconductor structure having dislocations threading through a plurality of layers;

Figure 2 shows a multilayer heteroepitaxial semiconductor structure fabricated in accord with the present invention;

15 Figure 3 is a graphical illustration of a multitemperature fabrication process for reducing threading dislocations; and

Figure 4 shows a multilayer heteroepitaxial semiconductor structure fabricated in accord with the process of Figure 3.

20 Detailed Description of the Drawings

As discussed above, the present invention is particularly directed to heteroepitaxial semiconductor structures having a reduced density of dislocations. Dislocations occur at the interface between dissimilar semiconductor materials due primarily to differences in thermal coefficients of expansion and lattice mismatches. Even
25 though the dislocations initiate at the interface between heteroepitaxial materials, they can thread through multiple subsequent homogeneous layers.

Figure 1 shows a heteroepitaxial semiconductor structure 100 illustrative of the difficulties arising from threading dislocations. The structure 100 includes a silicon (Si) substrate 102, a gallium arsenide (GaAs) nucleation layer 104 and a pair of epitaxial indium phosphide (InP) layers 106 and 108. The GaAs nucleation layer 104 is employed as an
30 intermediate layer between the Si substrate 102 and the epitaxial InP layer 104, because its lattice constant is intermediate between that of Si and InP. However, due to lattice mismatch, dislocations such as those shown at 110, nevertheless thread through the GaAs nucleation layer 104. Due to the additional lattice mismatch between GaAs and InP, a
35 significant number of the dislocations 110 also thread through the InP epitaxial layer 106 into layer 108. As illustrated in layer 108, the dislocations 110 can continue to thread through additional homogeneous layers.

The present invention provides an intermediate region between a substrate fabricated from one semiconductor material and a device fabricated from another

semiconductor material on the substrate. An intermediate region according to the invention impedes the threading of dislocations from the substrate to any device fabricated thereon.

Figure 2 depicts a heteroepitaxial semiconductor structure 200 having an intermediate region 204, which is fabricated between a substrate 202 and a semiconductor device 208 in accord with the present invention. Optionally, the structure 200 can include a nucleation layer 206 formed between the substrate 202 and the intermediate region 204. A tunnel junction 210 for facilitating electrical contact to the device 208 can be formed between the device 208 and the intermediate region 204, or, in another embodiment of the invention, between a layer epitaxially grown on top of the nucleation layer 206 and the intermediate region 204.

In the depicted embodiment, the substrate 202 is Si. The semiconductor device 208 is an InP photovoltaic cell. Since the device 208 is fabricated from InP, the intermediate region 204 is preferably also fabricated from InP. However, any suitable periodic table group III-V or II-VI material, which is substantially lattice matched to the material of device 208, can be employed. Additionally, other substrate materials, such as germanium (Ge) and GaAs can be used. The optional nucleation layer 206 is preferably formed from GaAs. However, any semiconductor material having an intermediate lattice constant between the material of substrate 202 and the material of intermediate region 204 can be substituted in its place.

As in the case of the structure 100 of Figure 1, dislocations 220 can thread from the substrate 202 through the nucleation layer 206. However, according to a preferred embodiment of the present invention, the intermediate region 204 is constructed to reduce the threading of the dislocations 220 to the device 208. More specifically, the intermediate region 204 of the depicted embodiment can be fabricated from a plurality of stacked groups 214-218 of InP layers. According to the illustrated embodiment, each stacked group 214-218 includes a first layer formed at a temperature in a first temperature range and a second layer formed at a temperature in a second temperature range. By way of example, group 214 has a first layer 214a and a second layer 214b; group 216 has a first layer 216a and a second layer 216b; and group 218 has a first layer 218a and a second layer 218b. Each of the layers 214a, 216a and 218a are formed at temperatures between about 575°C and about 625°C. Alternatively, each of the layers 214b, 216b and 218b are formed at temperatures between about 650°C and about 725°C. According to one embodiment, layers 214a, 216a and 218a are formed at substantially identical temperature, and layers 214b, 216b and 218b are formed at substantially identical temperature. According to another embodiment, adjacent layers of the stacked groups 214-218 can be fabricated from different, but closely lattice matched materials. For example, layers 214a and 214b can be formed from semiconductor materials having a lattice mismatch of less than 1000 ppm.

The inventors have discovered that varying the temperature at which adjacent layers in each group are formed generates a mechanical stress field at or near the

interface of adjacent layers. As shown at 220a-220d, the stress field bends the dislocations at or near the interfaces and reduces the number of defects that thread through to subsequently formed groups of layers. While the illustrated embodiment depicts each group 214-218 as being a pair of layers, other structures such as stacked triplets, quadruplets, quintuplets etc. can be employed. However, regardless of the structure of the stacked groups, a feature of the present invention is that adjacent layers in each group are formed at different temperatures. A further feature of the present invention is that the temperature ranges in which the layers of each group are formed define a temperature profile, and the temperature profile repeats from group to group to form a thermally strained superlattice. For example, stacked triplets can be employed, wherein the temperatures at which the first, second and third layers of each triplet are formed are selected from first, second and third temperature ranges, respectively. Alternatively, the first and third layers of each triplet can be formed at temperatures selected from a first temperature range, while the second layer of each triplet is formed at temperatures selected from a second temperature range.

The inventors have further discovered that varying the thickness of adjacent layers can further enhance the intermediate region's effect on impeding threading dislocations. Thus, according to a further embodiment of the invention, adjacent layers of each group, such as layers 214a and 214b, are formed to have different thicknesses, and the different thicknesses at which the layers of each group are formed define a thickness profile, which like the temperature profile discussed above, repeats from group to group.

The number of stacked groups of layers required to substantially eliminate threading dislocations depends on several factors, including the lattice and thermal coefficient mismatch between the substrate 202 and the intermediate region 204, the thickness of the individual layers which make up the stacked groups and the temperature profile employed in fabricating the stacked groups. The depicted structure 200 employs three stacked pairs 214-218 of n-doped epitaxial layers of InP to substantially reduce threading dislocations 220 from reaching the device 208. According to one embodiment, each epitaxial layer of InP has a thickness of about 1 micron.

The InP and GaAs layers can be deposited by any epitaxial technique which provides high-quality semiconductor layers and p-n junctions. Preferably, metalorganic chemical vapor deposition (MOCVD) is used, but other techniques, such as molecular beam epitaxy (MBE) or liquid-phase epitaxy (LPE) can also be employed. In the illustrated embodiment of Figure 2, the InP layers of groups 214-218 are formed by MOCVD using a ratio of phosphorous to indium of approximately 200. The GaAs layer 206 is formed from MOCVD using a gas ratio of arsenic to gallium of approximately 14.

Referring once again to Figure 2, according to a preferred embodiment of the invention, an InP photovoltaic cell 208 is formed on the uppermost stacked group 218 of the intermediate region 204. The cell 208 can have several epitaxial layers, formed as

two groups 208a and 208b, each of a different doping type. One group of layers 208a is p-type doped and the other group 208b is n-type doped. In a particular preferred construction, group 208a consists of two p-type InP layers 211a and 211b. The lower layer 211b (the back surface field of the solar cell) is doped with zinc to a concentration of about $3 \times 10^{18} \text{ cm}^{-3}$ and is about a half micron thick. The upper layer 211a (the solar cell base) is doped with zinc to a concentration of about $1 \times 10^{17} \text{ cm}^{-3}$ and is between about 3 microns and 5 microns thick. For the n-type layers 208b, the lower layer 209b (the emitter of the solar cell) is doped with Si or selenium to a concentration of about $3 \times 10^{19} \text{ cm}^{-3}$, with a thickness of 0.1 microns or less. There may also be an upper n-type layer 209a made of either InP or InGaAs that is even more heavily doped and which serves as a contact cap layer for the solar cell. This layer 209a is normally less than about one-half micron thick. If the layers of the intermediate region 204 are n-type, as in the depicted embodiment, a tunnel junction 210 is included to avoid the formation of a rectifying junction between the interface of the cell 208 and the intermediate region 204. The tunnel junction 210 includes two semiconductor layers 210a and 210b, having opposite doping and being about one-half micron thick. In the case where the layer 218b is n-type and layer 208a of the cell 208 is p-type, tunnel junction layer 210a is n-type doped with Si or Se to a concentration of greater than about 10^{19} cm^{-3} and tunnel junction layer 210b is p-type doped with Zn to a concentration of greater than about 10^{19} cm^{-3} .

Although, the present invention can be used for fabrication of any heteroepitaxial semiconductor structures, an important motivation for its development arose generally from the field of photovoltaic cells (also called solar cells), and more specifically from the need for efficient photovoltaic cells for space applications. Photovoltaic cells for use in space applications require high power-to-weight ratios and strong resistance to radiation.

InP has generated considerable interest as a material for space photovoltaic cells, due to InP's inherent radiation resistance. However, InP cells fabricated on InP substrates suffer from two drawbacks in comparison with cells fabricated on Si substrates. The InP substrate cost is much higher and the physical fragility of InP requires a greater substrate thickness in order to make fabrication practical. The greater thickness results in increased mass and therefore, a lower power-to-weight ratio.

Fabricating InP photovoltaic cells on Si substrates is one promising approach to eliminating these drawbacks. Silicon substrates are much less expensive than InP substrates and are available in larger sizes. Additionally, the greater mechanical strength (which allows a thinner substrate wafer) and lower density of Si reduce cell mass, and increase the power-to-weight-ratio.

For photovoltaic cells operating in space, efficiency degradation due to bombardment by naturally occurring radiation is a major problem. Power conversion efficiency (conversion of sunlight into electrical power by the cell) tends to degrade faster

for semiconductors having longer carrier lifetimes. For system engineering considerations, the end-of-life (EOL) efficiency is the figure used by aerospace designers. EOL efficiency is the value to which the efficiency is expected to degrade, after exposure to the amount of radiation calculated for the life of the mission in a particular orbit.

5 InP photovoltaic cells fabricated on InP substrates have a longer carrier lifetime and higher beginning-of-life (BOL) efficiency (before any irradiation, at the start of the space mission) than do InP cells fabricated on Si substrates, since the process of making the InP cells on Si wafers results in certain intrinsic defects, due the lattice constant and thermal expansion coefficient mismatch discussed previously. As a specific example, BOL
10 efficiency for an InP cell on an InP substrate can be over 19%, while BOL efficiency for an InP cell on a Si substrate is about 13%.

The power conversion efficiency of InP cell on InP substrates initially degrades faster than does the efficiency of InP cells on Si wafers during early exposure to radiation. Finally, after a long time in a high radiation orbit (toward the end of the satellite mission),
15 the EOL efficiencies tend to become similar for the two architectures, in one particular case about 10% for cells on both types of substrates. This similarity in efficiency between the InP cells on the two types of substrates is due to the fact that the radiation exposure and damage to both cells is similar, and that the degradation due to the radiation damage exceeds the degradation due to the defects in the InP cell on Si substrate that resulted from
20 the mismatches in lattice constant and thermal expansion coefficients discussed previously. As a result, the InP cell on Si substrate provides a similar amount of EOL power compared to the InP cell on InP substrate, with an improved EOL power-to-weight ratio since the Si substrate wafer is only half as dense than the InP substrate, and, in addition, the Si substrate can be thinner since it is less fragile.

25 Through the use of an intermediate region fabricated in accordance with the present invention, dislocations that thread from the Si substrate to the InP cell can be substantially reduced. With a lower number of dislocations allowing a higher minority carrier lifetime, InP cells on Si substrates can be fabricated to have BOL efficiencies that approach the high BOL efficiencies of InP cells on InP wafers. The EOL efficiency for
30 lower radiation orbits, such as the low earth orbits (LEO) and geosynchronous earth orbits (GEO) popular with many communication satellites will benefit from this improvement.

Dislocation reducing methods for heteroepitaxial structures according to the present invention enable InP cells on Si substrates to compete effectively with other standard solar cells in lower radiation orbits, in addition to the higher radiation orbits in which InP cells
35 on Si substrates now show the greatest advantage.

In an additional embodiment, the invention further reduces threading dislocations through a further temperature cycled process in which a very thin arsenic layer is formed to aid in the nucleation of the epilayers. Figure 3 is a graphical representation
300 of such a further process according to the invention. Figure 4 shows a heteroepitaxial

structure 400 formed from the process of Figure 3. Referring to Figures 3 and 4, a substrate 402 formed from a first semiconductor material, preferably Si, is heated to a first temperature T1 in excess of about 1000°C. Optionally, a prenucleation layer 404 of arsenic is then formed on the Si substrate 402 at a second temperature T2 in the range of about 800°C to about 840°C. Preferably, the arsenic prenucleation layer 404 is less than about a few monolayers thick (i.e., approximately 5-10 angstroms). Next, a nucleation layer 406, similar in structure to nucleation layer 206 and preferably constructed from GaAs, is formed on the prenucleation layer 404. According to a preferred embodiment of the invention, the GaAs nucleation layer 406 is amorphous and is fabricated at a temperature T3 in the range of about 350°C and about 450°C. Additionally, the nucleation layer 406 is preferably less than 200 angstroms thick. It can be formed from MOCVD with an arsenic to gallium gas ratio of 14. Optionally, the nucleation layer 406 can be formed directly on the substrate 402 and the prenucleation layer 404 can be omitted.

Following formation of the nucleation layer 406, an intermediate region 408, similar in construction to the intermediate region 204 of Figure 2, can be fabricated thereon. By way of example, in the depicted embodiment, the intermediate region comprises one or more pairs of epitaxial layers of n-doped InP. Each pair includes a first layer 408a fabricated at a fourth temperature T4 in a range of about 575°C to about 625°C and a second layer 408b fabricated at a fifth temperature T5 in a range of about 650°C to about 725°C. Once the dislocations have been sufficiently reduced by repeated pairs of temperature cycled intermediate layers, a semiconductor device, which is lattice matched to the intermediate region 408, can be formed thereon.

Other embodiments of the above described heteroepitaxial semiconductor structure and processes for forming such a structure will be obvious to those skilled in the art. Thus, additions, subtractions, deletions and other modifications of the preferred described embodiments are within the scope of the claims.

Having described the invention, what is claimed as new and secured by Letters Patent is:

1. A process for reducing dislocations in a heteroepitaxial semiconductor device, comprising the steps of:

providing a substrate of a first semiconductor material;

forming a plurality of stacked groups of layers of a second semiconductor material on said substrate, wherein adjacent layers included in each group are formed at different temperature ranges.

2. The process of claim 1 wherein said temperature ranges at which said layers in each group are formed defines a temperature profile, and said temperature profile repeats in each of said stacked groups.

3. The process of claim 1 wherein the step of forming a plurality of stacked groups comprises forming a plurality of stacked pairs of layers of said second semiconductor material, and wherein each of said stacked pairs comprises a first epitaxial layer of said second semiconductor material having a first thickness and formed at a first temperature range, and a second epitaxial layer of said second semiconductor material having a second thickness and formed at a second temperature.

4. The process of claim 3 wherein said first temperature range and said second temperature range defines a temperature profile within each of said stacked pairs, and said temperature profile repeats in each of said stacked pairs.

5. The process of claim 3 wherein said first thickness and said second thickness defines a thickness profile within each of said stacked pairs, and said thickness profile repeats in each of said stacked pairs.

6. The process of claim 3 wherein said first temperature range is less than said second temperature range.

7. The process of claim 3 wherein said first temperature range is greater than said second temperature range.

8. The process of claim 3 wherein said first thickness is substantially equal to said second thickness.

9. The process of claim 3 wherein said first thickness is greater than said second thickness.

10. The process of claim 3 wherein said first thickness is less than said second thickness.

11. The process of claim 3 wherein said first temperature range is between about 575°C and 625°C.

12. The process of claim 3 wherein said second temperature range is between about 650°C and 725°C.

13. The process of claim 1 comprising the further step of forming semiconductor device in epilayers above an uppermost one of said stacked groups.

14. The process of claim 13 wherein the step of forming said semiconductor device comprises forming a photovoltaic cell in said epilayers above said uppermost one of said stacked groups.

15. The process of claim 14 wherein the step of forming said photovoltaic cell comprises the steps of

forming one or more p-type doped epitaxial layers of a semiconductor compound on said uppermost stacked group; and

forming one or more n-type doped epitaxial layers of said compound on said p-type doped layers;

wherein said semiconductor compound is selected from periodic table group III-V and group II-VI compounds.

16. The process of claim 15 further comprising forming a tunnel junction between said photovoltaic cell and said uppermost stacked group.

17. The process of claim 16 wherein the step of forming said tunnel junction comprises, forming a first layer of InGaAs having a selected doping type on said uppermost stacked group; and

forming a second layer of InGaAs having a doping type opposite to said first doping type on said first layer of InGaAs.

18. The process of claim 16 wherein the step of forming said tunnel junction comprises forming an n-type doped layer of InGaAs on said uppermost stacked group; and

forming a p-type doped layer of InGaAs on said n-type doped layer of InGaAs.

19. The process of claim 14 wherein the step of forming a photovoltaic cell comprises forming a first one or more epitaxial layers of InP having a first doping type on said uppermost stacked group and forming a second one or more epitaxial layers of InP having a doping type opposite to said first doping type on said first one or more epitaxial layers of InP.
20. The process of claim 1 wherein the step of forming a plurality of stacked groups of layers comprises forming a plurality of stacked groups of epitaxial layers of a semiconductor compound, and including the further step of forming a photovoltaic cell by forming at least one further epitaxial layer of said semiconductor compound, wherein said semiconductor compound is selected from periodic table group III-V and group II-VI compounds.
21. The process of claim 1 wherein the step of forming said plurality of stacked groups of layers comprises forming a plurality of stacked groups of epitaxial layers of a semiconductor compound selected from periodic table group III-V and group II-VI compounds.
22. The process of claim 21 wherein the step of forming said plurality of stacked groups further comprises forming said epitaxial layers selected from said periodic table group III-V and group II-VI compounds with the same doping type.
23. The process of claim 21 wherein said compound selected from said periodic table group III-V and group II-VI compounds is InP.
24. The process of claim 23 wherein the step of forming said stacked groups of epitaxial layers of InP comprises forming said first and second epitaxial layers with the same doping type.
25. The process of claim 1 wherein the step of forming a plurality of stacked groups of layers comprises forming a plurality of stacked groups of epitaxial layers of a group II-VI compound.
26. The process of claim 1 wherein the step of forming the stacked groups comprises forming n-type doped epitaxial layers of said second semiconductor compound selected from periodic table group III-V and group II-VI compounds.

27. The process of claim 1 wherein the step of providing a substrate comprises providing a Si substrate.

5 28. The process of claim 1 comprising the further step of forming a nucleation layer between said substrate and a first one of said stacked groups.

29. The process of claim 28 wherein the step of forming said nucleation layer comprises forming a GaAs nucleation layer.

10

30. The process of claim 28 wherein the step of forming said nucleation layer comprises forming a nucleation layer having a thickness below about 200 angstroms.

15 31. The process of claim 28 wherein the step of forming said nucleation layer comprises raising said substrate to a temperature in excess of about 1000°C.

32. The process of claim 28 comprising the further the step of forming a film of arsenic between said nucleation layer and said substrate.

20 33. The process of claim 32 wherein the step of forming said film of arsenic on said substrate comprise forming said film at a temperature in a range of between about 800°C and about 840°C.

25 34. The process of claim 28 wherein the step of forming said nucleation layer comprises forming a GaAs layer of less than about 200 angstroms on said substrate.

35. The process of claim 34 wherein the step of forming a GaAs layer on said substrate comprises forming said GaAs layer at a temperature between about 350°C and about 450°C.

30 36. The process of claim 28 wherein the step of forming said nucleation layer comprises the steps of

raising said substrate to a temperature in excess of about 1000°C;

forming a film of arsenic on said substrate at a temperature between about 800°C and about 840°C; and

35 forming a GaAs layer of less than about 200 angstroms at a temperature between about 350°C and about 450°C.

37. A process for fabricating an epitaxial film of InP on a Si substrate comprising the steps of:

- providing a substrate;
- performing a heat treatment on said substrate;
- 5 forming an arsenic film on said substrate;
- forming a GaAs nucleation layer on said arsenic film; and
- forming an epitaxial InP film on said GaAs nucleation layer.

38. A process according to claim 37 wherein said heat treatment comprises baking said
10 Si substrate at a temperature in excess of about 1000°C.

39. A process according to claim 37 wherein said step of forming said arsenic film comprises depositing said arsenic film at a temperature between about 800°C and 840°C.

40. A process according to claim 37 wherein said step of forming said arsenic film
15 comprises depositing said arsenic film at a temperature of about 830°C.

41. A process according to claim 37 wherein said step of forming said GaAs nucleation
20 layer comprises forming an amorphous GaAs nucleation layer.

42. A process according to claim 37 wherein said step of forming said GaAs nucleation
layer comprises forming an epitaxial GaAs nucleation layer.

43. A process according to claim 37 wherein said step of forming said GaAs nucleation
25 layer comprises forming said GaAs nucleation layer to have a thickness of less than about 200 angstroms.

44. A process according to claim 37 wherein said step of forming said GaAs nucleation
30 layer comprises depositing said GaAs nucleation layer at a temperature between about 350°C and 450°C.

45. A process according to claim 37 wherein said step of forming said InP epitaxial film
35 comprises depositing said InP epitaxial film at a temperature between about 600°C and 775°C.

46. A process according to claim 37 wherein said step of providing said substrate
comprises providing a Si substrate.

47. A heteroepitaxial semiconductor device comprising:
a substrate formed from a first semiconductor material;
a plurality of stacked groups of layers of a second semiconductor material
formed on said substrate, wherein adjacent layers included in each group are formed at
5 different temperature ranges to reduce dislocations.

48. A device according to claim 47 wherein said temperature ranges at which said
layers in each group are formed defines a temperature profile, and said temperature profile
repeats in each of said stacked groups.

49. A device according to claim 47 wherein said stacked groups are stacked pairs and
wherein each of said stacked pairs comprises a first epitaxial layer of said second
semiconductor material having a first thickness and formed at a first temperature range, and
a second epitaxial layer of said second semiconductor material having a second thickness
15 and formed at a second temperature range.

50. A device according to claim 49 wherein said first temperature range and said second
temperature range define a temperature profile within each of said stacked pairs, and said
temperature profile repeats in each of said stacked pairs.

51. A device according to claim 49 wherein said first thickness and said second
thickness defines a thickness profile within each of said stacked pairs, and said thickness
profile repeats in each of said stacked pairs.

52. A device according to claim 49 wherein said first temperature range is less than said
second temperature range.

53. A device according to claim 49 wherein said first temperature range is greater than
said second temperature range.

54. A device according to claim 49 wherein in said first thickness is substantially equal
to said second thickness.

55. A device according to claim 49 wherein said first thickness is greater than said
35 second thickness.

56. A device according to claim 49 wherein said first thickness is less than said second
thickness.

57. A device according to claim 49 wherein said first temperature range is between about 575°C and 625°C.

58. A device according to claim 49 wherein said second temperature range is between about 650°C and 725°C.

59. A device according to claim 47 further comprising an epitaxial semiconductor device formed on an uppermost one of said stacked groups.

60. A device according to claim 59 wherein said epitaxial semiconductor device comprises a photovoltaic cell.

61. A device according to claim 60 wherein said photovoltaic cell comprises,
a p-type doped layer of a semiconductor compound formed on said
uppermost stacked group; and
an n-type doped layer of said semiconductor compound formed on said p-type doped layer;
wherein said semiconductor compound is selected from periodic table group III-V and group II-VI compounds.

62. A device according to claim 60 further comprising a tunnel junction formed between said photovoltaic cell and said uppermost stacked group.

63. A device according to claim 62 wherein said tunnel junction comprises,
a first layer of InGaAs having a selected doping type and formed on said
uppermost stacked group; and
a second layer of InGaAs having a doping type opposite to said first doping type and formed on said first layer of InGaAs.

64. A device according to claim 62 wherein said tunnel junction comprises,
an n-type doped layer of InGaAs formed on said uppermost stacked group; and
a p-type doped layer of InGaAs formed on said n-type doped layer of InGaAs.

65. A device according to claim 60 wherein said photovoltaic cell comprises,
a first epitaxial layer of InP having a first doping type and formed on said
uppermost stacked group; and
a second substantially single crystal layer of InP having a doping type opposite to said first doping type and formed on said first epitaxial layer of InP.

66. A device according to claim 47 wherein said plurality of stacked groups of layers comprises a plurality of stacked groups of epitaxial layers of a semiconductor compound, and said device further comprises a photovoltaic cell having at least one further layer of said semiconductor compound, wherein said semiconductor compound is selected from periodic table group III-V and group II-VI compounds.

67. A device according to claim 47 wherein said plurality of stacked groups of layers comprises a plurality of stacked groups of epitaxial layers of a semiconductor compound, wherein said semiconductor compound is selected from periodic table group III-V and group II-VI compounds.

68. A device according to claim 67 wherein said epitaxial layers have the same doping type.

69. A device according to claim 67 wherein said semiconductor compound is InP.

70. A device according to claim 69 wherein said first and second epitaxial layers have the same doping type.

71. A device according to claim 47 wherein said plurality of stacked groups of layers comprises a plurality of stacked groups of epitaxial layers of a group II-VI compound.

72. A device according to claim 47 wherein said substrate is Si.

73. A device according to claim 47 further comprising a nucleation layer formed between said substrate and a first one of said stacked groups.

74. A device according to claim 73 wherein said nucleation layer is formed from GaAs.

75. A device according to claim 73 wherein said nucleation layer has thickness less than 200 about angstroms.

76. A device according to claim 73 wherein said substrate is heat treated at a temperature in excess of about 1000°C.

77. A device according to claim 73 further comprising a film of arsenic formed between said nucleation layer and said substrate.

78. A device according to claim 77 wherein said film of arsenic is formed at a temperature between about 800°C and about 840°C.

79. A device according to claim 73 wherein said nucleation layer comprises a GaAs layer of less than about 200 angstroms.

80. A device according to claim 79 wherein said nucleation layer is formed on said substrate at a temperature between about 350°C and 450°C.

81. A device according to claim 73 wherein said substrate is heat treated to a temperature in excess of about 1000°C, said nucleation layer comprises a GaAs layer of less than about 200 angstroms formed at a temperature between about 350°C and about 450°C, and said device further comprises a film of arsenic formed between said nucleation layer and said substrate at a temperature between about 800°C and about 840°C.

82. A semiconductor device comprising:

a heat treated substrate;

an arsenic film formed on said Si substrate;

a GaAs nucleation layer formed on said arsenic film; and

an epitaxial InP film formed on said GaAs nucleation layer.

83. A semiconductor device according to claim 82 wherein said substrate is heat treated at a temperature in excess of about 1000°C.

84. A semiconductor device according to claim 82 wherein said arsenic film is deposited at a temperature between about 800°C and 840°C.

85. A semiconductor device according to claim 82 wherein said arsenic film is deposited at a temperature of about 830°C.

86. A semiconductor device according to claim 82 wherein said GaAs nucleation layer is amorphous.

87. A semiconductor device according to claim 82 wherein said GaAs nucleation layer is epitaxial.

88. A semiconductor device according to claim 82 wherein said GaAs nucleation layer has a thickness of less than about 200 angstroms.

89. A semiconductor device according to claim 82 wherein said GaAs nucleation layer is deposited at a temperature between about 350°C and 450°C.

5 90. A semiconductor device according to claim 82 wherein said InP epitaxial film is deposited at a temperature between about 600°C and 775°C.

91. A semiconductor device according to claim 82 wherein said substrate is Si.

1/2




FIG. 1






FIG. 2

2 / 2

**FIG. 3****FIG. 4**

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 96/14051

A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H01L21/20 H01L31/18 H01L31/068

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	FR,A,2 647 957 (LABO ELECTRONIQUE PHYSIQUE) 7 December 1990	1-5,7, 13,21, 22, 27-32, 34-36, 42, 47-51, 53,54, 59, 72-77, 79,80
A	see page 4, line 10 - page 6, line 17 see page 7, line 36 - page 8, line 5 see page 8, line 19 - line 26 ---	37,38, 42-46, 81,83, 87-89,91
	-/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- * & * document member of the same patent family

Date of the actual completion of the international search

3 December 1996

Date of mailing of the international search report

20. 12. 96

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+ 31-70) 340-3016

Authorized officer

Schuermans, N

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 96/14051

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>EP,A,0 331 467 (FUJITSU LTD) 6 September 1989</p> <p>see column 2, line 41 - line 46 see column 3, line 34 - column 4, line 22 see column 4, line 50 - line 58 ---</p>	<p>1-6,10, 12, 21-23, 27, 47-52, 56,58, 67,69,72</p>
X	<p>EP,A,0 291 346 (SHARP KK) 17 November 1988</p> <p>see examples 2,3 ---</p>	<p>1,21,23, 37,38, 42, 45-47, 67,69, 72,82, 83,90,91</p>
A	<p>AEROSPACE POWER SYSTEMS, CONVERSION TECHNOLOGIES, BOSTON, AUG. 4 - 9, 1991, vol. 2, 4 August 1991, AMERICAN NUCLEAR SOCIETY, pages 327-333, XP000280514 WEINBERG I ET AL: "RECENT PROGRESS IN INP SOLAR CELL RESEARCH" see figures 1,7 -----</p>	<p>14-20, 60-66</p>

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 96/14051

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
FR-A-2647957	07-12-90	NONE	
EP-A-0331467	06-09-89	JP-A- 1225114	08-09-89
		DE-D- 68918135	20-10-94
		DE-T- 68918135	12-01-95
		US-A- 4876219	24-10-89
EP-A-0291346	17-11-88	JP-A- 1053407	01-03-89
		JP-B- 7060790	28-06-95
		JP-B- 8034178	29-03-96
		US-A- 5011550	30-04-91

THIS PAGE BLANK (USPTO)